Code Optimization and Scaling of the Astrophysics Software Gadget on Intel Xeon Phi
نویسندگان
چکیده
The whitepaper reports our investigation into the porting, optimization and subsequent performance of the astrophysics software package GADGET, on the Intel Xeon Phi. The GADGET code is intended for cosmological N-body/SPH simulations to solve a wide range of astrophysical tasks. The test cases within the project were simulations of galaxy systems. A performance analysis of the code was carried out and porting, tuning and scaling of the GADGET code were completed. As a result, the hybrid MPI/OpenMP parallelization of the code has been enabled and scalability tests on the Intel Xeon Phi processors, on the PRACE EURORA system are reported.
منابع مشابه
Optimization and Scaling of Multiple Sequence Alignment Software ClustalW on Intel Xeon Phi
This work is aimed to investigate and to improve the performance of multiple sequence alignment software ClustalW on the test platform EURORA at CINECA, for the case study of the influenza virus sequences. The objective is code optimization, porting, scaling and performance evaluation of parallel multiple sequence alignment software ClustalW for Intel Xeon Phi (the MIC architecture). For this p...
متن کاملcoprocessors with a basic N-body simulation
Intel R © Xeon Phi TM coprocessors are capable of delivering more performance and better energy efficiency than Intel R © Xeon R © processors for certain parallel applications. In this paper, we investigate the porting and optimization of a test problem for the Intel Xeon Phi coprocessor. The test problem is a basic N-body simulation, which is the foundation of a number of applications in compu...
متن کاملPerformance Analysis of an Astrophysical Simulation Code on the Intel Xeon Phi Architecture
We have developed the astrophysical simulation code XFLAT to study neutrino oscillations in supernovae. XFLAT is designed to utilize multiple levels of parallelism through MPI, OpenMP, and SIMD instructions (vectorization). It can run on both CPU and Xeon Phi co-processors based on the Intel Many Integrated Core Architecture (MIC). We analyze the performance of XFLAT on configurations with CPU ...
متن کاملPorting FEASTFLOW to the Intel Xeon Phi: Lessons Learned
In this paper we report our experiences in porting the FEASTFLOW software infrastructure to the Intel Xeon Phi coprocessor. Our efforts involved both the evaluation of programming models including OpenCL, POSIX threads and OpenMP and typical optimization strategies like parallelization and vectorization. Since the straightforward porting process of the already existing OpenCL version of the cod...
متن کاملPartnership for Advanced Computing in Europe Code Optimization and Scalability Testing of an Artificial Bee Colony Based Software for Massively Parallel Multiple Sequence Alignment on the Intel MIC Architecture
* Corresponding author. E-mail address: [email protected] ** Corresponding author. E-mail address: [email protected] *** Corresponding author. E-mail address: [email protected] Abstract: This activity with the project is aimed to investigate and to improve the performance of the multiple sequence alignment software MSA_BG on the computer system EURORA at CINECA, for the case study of the in...
متن کامل